OUTPUT TIMING DIAGRAM OF THREE INPUT NAND GATE